Skip to main content

Videos

Title Description
PCIe in SSD Applications This tutorial explains how PLX PCIe switches benefit the different architectures.
ASUS Showcases PLX PCIe Gen3 Switch & Software ASUS P8Z68 PCIe Gen3 series motherboards are fully PCI Express 3.0 ready and include PLX PCIe Gen3 switch and native BIOS support for next generation CPUs.
PCIe Gen3, the Ultimate Choice (中国客户) This demonstration showcases how PCIe has become the go-to standard not only inside the box, but also box-to-box - in this case 8 lanes, 8Gig per lane = 64 gig traffic.
PCI Express 3.0 over Optical Cable (中国客户) PCIe is already the leader in the box, discover this next generation application of PCI Express as a box-to-box interconnect.
PCI Express Clustering (中国客户) PCI Express is an excellent choice as a box-to-box Fabric
IO Sharing via PLX PCIe Switches (中国客户) This demo shows IO sharing by use of PLX's PCIe switches NT feature

White Papers and Presentations

Document / Resource Description Date Format
A Demonstration of PCIe Gen3 over a Fiber Optical Link (Requires Membership) This white paper describes proof of concept of high-performance PCIe Gen3 over optical cable with no special software or hardware 11/11 Technology White Paper
The Case for PCI Express in the Backplane (Requires Membership) Though a clear winner has not yet emerged as the ideal backplane interconnect, PCIe, with its advanced capabilities, this paper makes a strong case for PCIe becoming the most sensible backplane interconnect solution. 03/10 Technology White Paper
Non-Transparent Mode: Setup & Demonstration (Requires NDA) Information for setup and demonstration of Non-Transparent Mode operation. 04/09 Technology White Paper
Get More Out of the Intel Foxhollow Platform (Requires NDA) Designers can use a PLX 32- or 48-lane PCIe switch on Foxhollow platforms to get more out of their systems. They can expand the x8 from the chipset to 3 or more downstream ports. 04/09 Technology White Paper
Implementing Multicast Using DMA in a PCIe Switch (Requires NDA) The integrated DMA engine in PLX's PEX 8619, PEX 8615 and PEX 8609 switches can be used to perform the multicast function today. 01/09 Technology White Paper
PLX Gen 2 Testing over "16 / 30" Tyco Comm Backplane (Requires NDA) This paper demonstrates the ability of PLX Gen 2 switches to link and operate with over 30 inches of a legacy Communication space (Tyco) backplane at both 2.5 and 5Gbps 12/08 Presentation
Using PEX 8648 SMA based (SI) Card (Requires NDA) Using a standard PC with PCIe slots, the PLX SMA-based Riser card allows quick connection and signal observation into non-standard configurations (i.e. backplanes) thru use of SMA connectivity. With the PLX SDK, the card allows programming either via to observe signal output, adjust transmitter and receiver settings, check Gen 1 / Gen 2 link-up thru a channel, operate at a max x4 width, check system errors, run loopback and card to card Signal Integrity testing. 12/08 Technology White Paper
PCIe Receiver Equalization (Requires NDA) This white paper describes the need for receiver equalization in printed circuit board environments. The focus is on receiver equalization for serial links used on printed circuit boards for PCI Express Gen 2 signaling and PCI Express switches from PLX Technology. 12/08 Technology White Paper
PLX PCI Express Gen 2 Switches Push Performance Boundaries to the Limit (Requires NDA) This paper focuses on the compelling performance advantages of PLX Gen 2 switches. Simulation data is combined with lab measurements to illustrate how the PLX Gen2 switches push the performance boundaries to the theoretical limit and beyond. 12/08 Technology White Paper
PLX PCI Express over 30" of Legacy Backplane (Requires NDA) This paper demonstrates the ability of PLX Gen 2 switches to link and operate with over 30 inches of a legacy Communication space (Tyco) backplane at both 2.5 and 5Gbps. In the communications space, the ability to drive distance and the ability to operate without a common clock reference are important factors for these systems. Both these conditions are set up and demonstrated. 07/08 Technology White Paper
Using the Dual Cast™ Feature on PEX 86xx Gen 2 PCI Express Switches (Requires NDA) This application note describes the functions and programming of the Dual Cast feature available on PLX PEX86xx series Gen 2 PCI Express switches. A typical system configuration and register programming example is also provided. 05/08 Application Note
Power Management Modes (8600 PCIe Gen 2 family) (Requires NDA) Given the importance of lower power consumption and the rapid rise in power requirements of ever-escalating circuit densities and operating frequencies, PLX has designed multiple power saving features that enable best-in-class power savings. 04/08 Technology White Paper
Error Recovery and Fencing Mechanisms (8600 PCIe Gen 2 family) (Requires NDA) The new devices take into the account the lack of ECRC support in the chipsets and implements mechanisms to mitigate error propagation close to the point of origin of error. Error Recovery and Fencing mechanisms have been enhanced to not allow a fatal error to propagate and cause system issues. 01/08 Technology White Paper
Dual Cast™ (8600 PCIe Gen 2 family) (Requires NDA) The Dual Cast feature of the PLX PEX 8600 family allows the switch to make a copy of a posted write packet and send it to a second address, saving the original source the trouble of transmitting the same data twice, to two different locations. 10/07 Technology White Paper
Read Pacing™ (8600 PCIe Gen 2 family) (Requires NDA) In read pacing, excess upstream read requests are delayed in the switch to avoid both blocking other device's read requests in the RC and to limit completion queue size in the switch and can improve performance by >10x. 10/07 Technology White Paper
Dynamic Buffer Allocation (8600 PCIe Gen 2 family) (Requires NDA) Dynamic buffer allocation makes best use of available switch memory, leading to higher performance and/or lower cost. 10/07 Technology White Paper
Overcoming Latency in PCIe Systems using PLX Overcoming PCI Express latency isn't simply a matter of choosing the lowest-latency components from among those suitable for an embedded-system design, but it's a good place to start.  It's also a matter of architecting operations to reduce or eliminate the sensitivity of system performance to latency. The availability of low-latency switches from PLX Technology makes the job of everyone producing a PCIe-based infrastructure easier.  These industry-leading switches drop latency to as low as 110ns, or 87 percent lower than competing devices on the market.  Low-latency switches such as these should be the first choice of system engineers interested in producing high-performance systems. 09/07 Technology White Paper
PLX PCIe Switch Power Consumption Explained The power consumption of silicon with high-speed SerDes depends on the following factors. 12/07 Technology White Paper
PCI Express Packet Latency Matters Latency is the delay between starting and completing an action. For a switch, it's the time between the first bit of a packet on an input pin and the first bit of that packet on an output pin forwarded through the switch. 01/07 Technology White Paper
Choosing PCI Express Packet Payload Size This white paper gives guidelines to device designers based upon consideration of protocol efficiency and market requirements. 01/07 Technology White Paper
On Chip Standard Hot-Plug Controller PLX Technology has taken the on-chip integrating approach for SHPC support on all of its PCIe switches. 01/07 Technology White Paper
Checking PCIe Switch Performance in an Ethernet Network Example of a PCI Express host running a Gigabit Ethernet network. A PLX switch is added to the network and the resultant system degradation is tested. 01/07 Technology White Paper
Tight vs. Loose Coupling of Differential Pairs for PCI Express Early adopters of PCI Express technology have completed a number of board designs for their new products. One of the challenges of these designs is laying out the PCI Express differential lanes as tightly coupled pairs. 03/06 Conference Presentation
Non-Transparent Bridging Simplified Multi-Host System and Intelligent I/O Design with PCI Express 04/05 Technology Brief
Using Non-Transparent Bridging in PCI Express Systems: Enabling Multi-Processor Systems PCI Express technology provides a number of benefits including the ability to increase processing bandwidth, provide extensive data integrity, and true quality of service. To fully realize its potential, this new standard also needs to address multi processor designs and provide redundancy. Now PCI Express technology, like its predecessors PCI and PCI-X, has incorporated industry standard non transparent bridging techniques. This paper explains how this non transparency allows the implementation of multi-host systems and provides host failover support. 06/04 Technology White Paper
Enabling Multi-Host System Designs with PCI Express Technology An overview of the more in-depth white paper titled: Using Non-Transparent Bridging in PCI Express Systems: Enabling Multi Processor Systems 05/04 Technology White Paper
PCI Express Technology Overview An introduction to the PCI Express protocol and how this interconnect technology fits into today's environment. 09/03 Technology White Paper
PCI ExpressApplications

Storage  |  Server  |  Communications  |  Embedded  |  PC Peripheral & Consumer Electronics